

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problems Mailbox.**

(12) PATENT  
(19) AUSTRALIAN PATENT OFFICE

(11) Application No. AU 199857695 B2  
(10) Patent No. 733631

(54) Title  
Method for loading an application programme in a chip card

(51)<sup>6</sup> International Patent Classification(s)  
G06F 009/445 G06F 009/45

(21) Application No: 199857695 (22) Application Date: 1997 .12 .30

(87) WIPO No: WO98/29803

(30) Priority Data

(31) Number (32) Date (33) Country  
96/16212 1996 .12 .30 FR

(43) Publication Date : 1998 .07 .31

(43) Publication Journal Date : 1998 .09 .17

(44) Accepted Journal Date : 2001 .05 .17

(71) Applicant(s)  
Gemplus S.C.A.

(72) Inventor(s)  
Pierre Paradinas; Jean-Jacques Vandewalle; Patrick Biget; Patrick George; Sylvain Lecomte

(74) Agent/Attorney  
PHILLIPS ORMONDE and FITZPATRICK, 367 Collins Street, MELBOURNE VIC 3000

(56) Related Art  
EP 519071  
FR 2667171

OPI DATE 31/07/98 APPLN. ID 57695/98  
 AOJP DATE 17/09/98 PCT NUMBER PCT/FR97/02448

AU9857695

DEM.

J (PCT)

(51) Classification internationale des brevets <sup>6</sup> :  G06F 9/44S, 9/45	A1	(11) Numéro de publication internationale: WO 98/29803  (43) Date de publication internationale: 9 juillet 1998 (09.07.98)
(21) Numéro de la demande internationale: PCT/FR97/02448		(81) Etats désignés: AU, BR, CA, CN, JP, KR, MX, RU, SG, US, VN, brevet européen (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).
(22) Date de dépôt international: 30 décembre 1997 (30.12.97)		
(30) Données relatives à la priorité: 96/16212 30 décembre 1996 (30.12.96) FR		Publiée <i>Avec rapport de recherche internationale. Avant l'expiration du délai prévu pour la modification des revendications, sera republiée si de telles modifications sont reçues.</i>
(71) Déposant ( <i>pour tous les Etats désignés sauf US</i> ): GEM-PLUS S.C.A. [FR/FR]; Avenue du Pic de Bretagne, Parc d'Activités de Gémenos, F-13881 Gémenos Cedex (FR).		
(72) Inventeurs; et (75) Inventeurs/Déposants ( <i>US seulement</i> ): PARADINAS, Pierre [FR/FR]; 12, allée Tanalia, F-13590 Meyreuil (FR), VANDEWALLE, Jean-Jacques [FR/FR]; 18, rue Jean de Bernardy, F-13001 Marseille (FR), BIGET, Patrick [FR/FR]; Campagne Cayol, Quartier Pin Vert, F-13400 Aubagne (FR), GEORGE, Patrick [FR/US]; 1030 Park Woodway, Redwood City, CA 94061 (US), LECOMTE, Sylvain [FR/FR]; Appartement 33, 10, rue de Douai, F-59000 Lille (FR).		
(74) Mandataire: NONNENMACHER, Bernard; Gemplus S.C.A., Z.I. Athelia III, Voie Antiope, F-13705 La Ciotat Cedex (FR).		
(54) Titre: METHOD FOR LOADING AN APPLICATION PROGRAMME IN A CHIP CARD		
(54) Titre: PROCEDE DE CHARGEMENT D'UN PROGRAMME D'UTILISATION DANS UN SUPPORT A PUCE		
(57) Abstract		
In order to solve the problems arising from the coexistence (BANK, SERVICE) of various programmes in the same chip card it is proposed to equip the operational system (5) of the chip set (1) of said card with a loading programme (CHAR) which transforms the whole application programme (15), such that the instructions and data of this application programme are allocated with absolute addresses (2356), directly usable in the integrated circuit, and corresponding to the real addresses in a data memory (4) of said integrated circuit. Thus it is shown that by so doing, it is possible to ensure both the coexistence and independence of application programmes in the chip set.		
(57) Abrégé		
Pour résoudre des problèmes de coexistence (BANQUE, SERVICE) de divers programmes dans une même carte à puce on prévoit de munir le système d'exploitation (5) de la puce (1) de cette carte, d'un programme (CHAR) de chargement qui transforme tout programme (15) d'utilisation, de façon à ce que les instructions et les données de ce programme d'application soient affectés d'adresses absolues (2356), utilisables directement dans le circuit intégré, et correspondant aux adresses réelles dans une mémoire (4) de données de ce circuit intégré. On montre qu'en agissant ainsi, on permet à la fois la cohabitation et l'indépendance des programmes d'utilisation chargés dans les puces.		
		<p>Diagram illustrating the internal architecture of a chip card. The central component is the microprocessor (μP). It is connected to a data memory (4) and various program memory blocks. The program memory blocks include 2450, 2495, 2356, 2354, and 32. The 2356 block is specifically labeled as containing the 'CHAR' (loading programme). The diagram shows the flow of data between these components, particularly how the CHAR program (15) is used to map absolute addresses (2356) to real addresses in memory (4). Labels include: 2450, 2495, 2356, 2354, 32, μP, 4, CHAR, INSTRUCTION, BANQUE, SERVICE, 2356, 2450, 2495, 32, 15, 17, 22... INTERRUPTEUR DEFINITION SAUT P. INSTRUCTION, 0 OCTET, 1 INSTRUCTION, 2 INSTRUCTION, 3 INSTRUCTION, n INSTRUCTION, 15, 17, 22... INTERRUPTEUR DEFINITION SAUT P. INSTRUCTION, 0 OCTET, 1 INSTRUCTION, 2 INSTRUCTION, 3 INSTRUCTION, n INSTRUCTION.</p>

TRANSLATION FRENCH TO ENGLISH FOR GEM 257

METHOD FOR LOADING AN APPLICATION PROGRAM IN A ~~CHIP~~  
CARD

The purpose of this invention is to load an application program in a portable chip support,  
5 particularly chip cards. It is used in situations where we want to have several applications of different types on the same chip simultaneously. "Application" refers to the operations which occur within a chip card and within a card reader in which the card holder inserts  
10 the card to meet a certain need. These operations include electronic processing within the card and card reader circuits and the actions - some of which may be mechanical - on the peripherals to which the card reader is linked. An application thus includes a  
15 program for card operation stored in the card memory and the program contains a set of instructions.



The general structure of a chip card includes a microprocessor in contact with a program memory, one or several data memory units and an interface for communication with the outside world. It was thought  
5 that putting several application programs on the same card could make the use of chip cards more practical. For example, a bank program and a car reservation program could be put together. The two service providers responsible for these two application  
10 programs, a bank and a banking organisation would generally have nothing in common and would be completely independent of each other. They may not even know that the chip cards which their client have also include application programs for other service providers.  
15

The main problem with this type of sharing of chip card resources among several applications is the mutual respecting of the integrity of the data and instructions of the various application programs.

20 To solve the problems due to this co-existence, several approaches were developed based on the principle of intervention by a higher authority, such as the company which manufactures the cards. Several approaches would be possible.

25 For example, manufacturers of the integrated circuits which are built into the cards could have this authority. Otherwise, the integrated circuit manufactured can be totally blank or may include a set



of basic instructions to operate the card. This set of basic instructions is the operating system of the integrated circuit. This system can be programmed within the integrated circuits, either directly at the 5 time of manufacturing (in this case it is usually programmed with a template), or during a test operation.

Another possibility is that the operating system could be installed in the integrated circuit by a 10 company which gives the service provider a batch of cards with an operating system and application programs adapted to his needs. In this latter case, this co-existence of various applications on the same integrated circuit in the same chip card would be 15 achieved by designing, in each case, a special operating system so that several different (but pre-identified) applications could be stored on the card without one application affecting the others unless the various service providers involved agree on this.

The drawback of this approach is that the company 20 which uses it must know all of the intended uses for the cards for the service providers from the outset. This would make revisions and upgrades difficult. Another drawback is that this approach depends on the 25 degree of confidence which the various service providers have in the company which installs the operating system and application programs in the integrated circuits of the cards. As these applications



include actions which are sensitive for the service providers, this confidence may be hard to establish and to maintain.

In addition to the problem of upgrading the applications, there is also the difficulty of storing the application programs in the memory of the integrated circuit of the chip card because this must be done by designating absolute addresses for the memory areas available on the card, i.e. it would be necessary to divulge the entire structure of the integrated circuit of the card, particularly divulging the addresses where the card secrets are stored. These private keys for coding must be known in order to store application programs on the chip card.

The invention solves this problem by including a loading macro instruction in the operating system of the integrated circuits which calculates the absolute addresses where the application program instructions must be stored based on a known address, and which modifies the application program as a result and records the instructions for this program at the calculated addresses.

In the invention, the integrated circuit's application program also includes a definition of a data memory space which will be necessary for this use. The invention's loading macro instruction reads this definition which is present in the application program (generally at the beginning of the program), and



reserves in the data memory the space needed to store the corresponding data. During loading, the invention's loading macro instruction also updates, ideally, a memory area which represents the storage in memory of the application program for this application. This memory area may include a file descriptor, for example.

- According to the present invention there is provided a method for loading an electronic chip mounted on a chip support and including a microprocessor and a memory with an application program for this chip support, this program containing instructions in which:
- 5            10            - the chip is provided with an operating system including a memory loading program, this operating system controlling the functioning of the microprocessor and the memory;
- 10            - the application program is recorded in the memory using the memory loading program;
- 15            15            and wherein:
- in the application program, a quantity of space needed in the chip memory to contain the data to be used by this application program is defined;
- during loading, this memory loading program calculates the absolute addresses to record the data used in the application program and the
- 20            20            instructions for the application program in the memory;
- the application program is modified accordingly; and



W:\patent\GABN001\5765c.doc

- this loading program records the data and instructions present in the application program at the absolute addresses calculated.

Another problem inherent to chip cards is giving service providers the possibility of programming new applications or modifying their applications without having to know the functioning of the invention's operating system. In the invention therefore, the integrated circuit of the card will include a command interpreting program. Such a command interpreting program can have the microprocessor of the integrated circuit execute instructions in a high-level language (symbolic) which are read in a program memory and directly interpreted on the fly, i.e. transformed into instructions which can be executed by the microprocessor. These executable instructions can then be loaded as is into the microprocessor's instruction register.

In this case, the only constraints affecting the service providers are that they must provide their application programs with a definition of the space needed for the data and that they must use a program in a high-level language which is commonly used in computing. This high-level language could be C, FORTH, FORTRAN or COBOL or yet another. If necessary, the loading macro instruction could first recognise the language being used in order to properly interpret the



commands. There would thus be different interpreters for different languages.

The object of this, invention therefore is a method like the previous one characterised by the  
5 following:

- the chip is provided with an operating system including a command interpreter program 33,

10 - using the memory loading program the memory of the chip records an application program 15 for using of the chip card including instructions, written in a high-level language, which cannot be directly executed by the microprocessor, for the purpose of having the microprocessor execute the interpreted instructions which result from these instructions (which cannot be  
15 directly executed) once they have undergone interpretation by the command interpreter program,

20 - at the time of this recording, the memory loading program calculates the addresses to record the program instructions in a high-level language into the chip memory,

- the high-level language instructions based on this calculation, are modified

25 - these high-level language instructions are recorded in the memory at absolute addresses calculated by the loading program.

The invention will be better understood with the following description and the accompanying figures. These are only provided as an indication and are in no



way limiting with regard to the invention. These figures show:

- figure 1: structure of an integrated circuit for an electronic support suitable for using the invention  
5 method;

- figure 2: a flow chart showing the sequence of operations for loading according to the invention  
method;

10 - figures 3a to 3c: a schematic example of a program written in a high-level language with relative addressing, and the various transformations which it undergoes before it is recorded in the memory of the integrated circuit;

15 - figure 4: a description of the syntax of certain instructions which can be used in such a program.

Figure 1 shows the structure of an integrated circuit for a portable support which could use the invention method. An electronic chip 1 is held by a portable support which is not shown. In an example, the  
20 portable support is a chip card. The chip 1 includes a microprocessor (2 and a memory. In the example, the memory is a double memory. It includes a first memory 3 which is for storing an operating system for the integrated circuit. The memory 3 is preferably a non-programmable memory unit, programmed by template for example or possibly programmable but then locked after its programming so that it can no longer be programmed.  
25 It is a non-volatile memory, the memory cells could be



either EPROM or EEPROM type. Another part 4 of the memory can be programmed and erased at will and is preferably of the EPROM type. It is also non-volatile. The service provider can include here all of the application programs which he wants to put in so that the integrated circuit 1 can handle all of the desired applications.

The operating system recorded in the memory 3 includes at least a first set of instructions 5 of a known type. For example, these instructions could be MOVE, MULT, PLUS or GOTO. Once they are loaded into the instruction register 6 of the processor 2, their purpose will be to trigger the transfer of data (or instructions) into a data register 7 of the microprocessor 2, so that they can be processed by the microprocessor. The functioning of this system (known type) is as follows. When the application program (contained in part 6 of the memory 4 is started, an instruction read in this part triggers the loading of an instruction from the operating system 5 into the register 6 (in some cases it triggers the successive loading of several instructions from the operating system). At the same time, the useful data are loaded into the data register 7 of the microprocessor. The data may for example be taken from one part 9 of the memory 4. Then these data are processed by the microprocessor 2, with the result then going to the register 7 (for example). The parts 8 and 9 together



make up an area 10 of the memory 4 reserved for the application in question. In the example shown, the application is schematically a banking-type application. It could for example correspond to the 5 method of viewing a bank account balance on a card reader screen.

In the state of the art, the loading of the instructions for the banking application and the data concerning this application in areas 8 and 9 10 respectively in the memory 4 is triggered by an external system 11 which supersedes the integrated circuit 1 through an interface 12 for communication of the integrated circuit 1 with the outside world. The interface 12 and the chip circuits are linked to each 15 other by a bus 13 which, to simplify things, will be used to transmit addresses, data and commands.

The driving of a write circuit 14 in the memory 4 can also done from the outside by the circuit 11. The write circuit 14 must be driven with the designations 20 of absolute addresses. As an example, the first instruction, INSTRUCTION 1, must be stored at address 0000 of the memory 4. In the state of the art, the circuit 14 acts under the control of the circuit 11 through the interface 12. The circuit 11 and those who 25 control it must have the necessary knowledge and confidence to do this recording.

In the invention, to avoid untimely action of a circuit 11, particularly when it is desired to have



several types of uses in the area 4, no instruction is stored in the area 8 under the control of an external circuit 11.

To achieve this result, the operating system 5 of  
5 the invention is provided with a specific loading macro  
instruction which is symbolically represented here by a  
LOAD instruction from the operating system. The purpose  
of the LOAD instruction is to record in the memory 4  
10 the instructions for an application program 15 and to  
reserve the necessary space in the memory for the data  
used by the program 15.

These two operations will now be described. The  
order in which they occur is not important as long as  
this is provided for in advance. Practically speaking,  
15 the program 15 and the definitions of the data used are  
presented to the interface 12 in the form of a file 17  
which the LOAD instruction consults. In the invention,  
using a counter 16 which counts the instructions  
already recorded, an initial CPTI0 address is stored,  
20 showing that it is the first address of the instruction  
available for a new program.

The loading occurs in the following manner. Figure  
2, the microprocessor 2, in executing the LOAD  
instruction will read (step 18) via the interface 12,  
25 the first instruction of the program 15, that of which  
the row is 1. The LOAD instruction then assigns (step  
19), to this instruction of row 1 an absolute address  
equal to CPTI. At the beginning of the loading the CPTI



address is an initial CPTIO address. Taking an arbitrary example, the CPTIO address is 2356 in the memory 4. During the following step 20 of the LOAD instruction, this row 1 instruction is recorded in the 5 memory 4 in the area 21 at the desired address: 2356. The assignment mentioned thus involves calculation of the absolute address. This assignment can include modification of the program to present the absolute address at the beginning of the instruction (or at the 10 end) where it must be recorded. At the time of this recording, the LOAD instruction reads this absolute address and records the instruction at the corresponding address. With a test step 21, the LOAD instruction then verifies that the program instruction 15 (which has just been recorded) was the last to be recorded. As it is not the case here, at step 22 the contents of the counter 16 is incremented so that an area 23 of the counter 16 now includes a current increased value of CPTI (in an example, equal to 2357). 20 Then the LOAD instruction triggers the return to step 18 in order to read a later instruction in the program 15, the row 2 instruction, and to record it at address 2357. This continues in the same way until all of the instructions are recorded.

25 A program such as program 15 usually includes jump instructions. As demonstrated in the program 15, a row n instruction will trigger a jump to a row p instruction. A jump instruction is usually a IF or GOTO



type instruction. The term branch instruction is also used, sometimes. In this case, row p is the destination of the row n instruction. For a program in a high-level language of a known type, the LOAD instruction includes  
5 a test 24 to check whether or not the row n instruction which is to be recorded is a jump instruction. This was not the case, so far. It is the case however for the row n instruction.

During step 25, the p destination (relative indication) is replaced by an absolute destination (an absolute address in memory). This absolute address is equal to the status of the counter of the initial CPTIO instructions added to the value p. During the instruction 25, after having calculated the absolute  
10 destination address, the LOAD instruction modifies the row n instruction to transform it to an instruction in which the destination is no longer p (relative destination) but rather the new absolute destination. Then, at step 20 of the LOAD instruction, the row n  
15 instruction is recorded at address CPTIO+n-1 in area 21. The program goes on in this way until the recording of the q instructions of program 15.

If the sequence of rows 1, 2, 3, n, p, and q of the program 16 instructions have holes, there could be  
20 a LOAD instruction first to fill the holes (to calculate a continuous relative addressing), and then to modify a first time, in the event of a jump, the p destination addresses to take into account a continuous



sequence. In this case  $p$  would be replaced by  $p'$  (corresponding to the continuously changing rows) and step 25 of the LOAD instruction would apply to the value  $p'$ .

5        There are two possibilities for storing the data in the memory. The first, shown in figures 3a to 3c of the resul, index, temp, main variables of the program 15 are detected during a first reading of the program 15. An address ordered @ data: 0 to @ data: 3, is 10 gradually assigned to them. These relative ordered addresses are then transformed to absolute addresses (with the same mechanism as for the instructions). The program 15 is then modified to replace these relative ordered addresses by absolute addresses from 2450 to 15 2495. This is apparent in figures 3a to 3c.

Alternatively, the program 15 will have a DEFIN definition instruction with the quantity of space needed in memory as an associated argument. Here for example, the program 15 begins with the row 0 20 instruction, DEFIN combined with the argument 45. With this row 0 instruction, the LOAD instruction knows that it must reserve an area 26 in the data memory 4 to store the data used by the program 15. This makes it possible to use a variable length storage facility of 25 the operating system 5 if necessary.

In both cases in the invention a second counter 27 is used to contain the start address available in the memory 4 to store the data and also a final address



taking into account the number of variables used in the program 15 or the argument here 45 indicated in the DEFIN order. The place reserved in the memory is intermediate between these two addresses. How counters 5 16 and 27 can be arranged differently will be explained hereunder. The explanation given here is intended to facilitate understanding of the invention's method.

In a preferred example, areas 21 and 26 of the memory are contiguous; one address follows the other. 10 The starting address, containing the CPTIO value of the counter (16 and the final address of the counter 27), determines the total occupation of the memory. In these conditions, the beginning of the counter of the data 15 addresses 27), can be calculated by the LOAD instruction during an initial step 28). Thus, with a test analogous to test 22, it will be shown that the last instruction of row q was involved how many instructions there are is known and CPTDO addresses and the following ones beginning with CPTIO+q are assigned 20 to the data.

The flow chart in figure 2 is optional, it can be done differently as will be seen below. For example, if the program 15 has 94 instructions, q=94, the starting address of the CPTDO data counter will be the address 25 2450 corresponding to the addition of the starting address of the CPTIO counter and the number of instructions memorised. During step 29, the LOAD instruction then reads the row 0 instruction, if any,



and reserves the space of area 26 in memory, up to address 2495. Then modifications are brought, using with the LOAD instruction, at step 30, the program instructions to record the necessary absolute addresses: the jump addresses (address 2358 for the instruction of row 6 BNZE stored itself at address 2362) and the addresses in memory from the place where the values of the variables used in the program are stored.

Figures 3a to 3c show an explanation of the program for the purpose of its recording in the memory 4. Initially (figure 3b), the variables mentioned are replaced by relative ordered addresses for which the order corresponds to the order of appearance of the variables in the program.

In practice, the LOAD instruction transforms the program 15 shown in figure 3a into a program 15 shown in figure 3c. It might be wiser to reserve the data first, to assign to the data and variables the absolute addresses in the data memory 26 and then to assign their place to the instructions in the memory 4.

Once the program 15 has been loaded into areas 21 and 26 of the memory 4, the LOAD instruction records a descriptor at step 31 in an area 32 of the memory 4. The descriptor in area 32 is for the name of the application, in this case it would be the SERVICE application. It also relates to the starting absolute address 2356, and the arrival address 2495, where all



the program instructions and data are stored. The advantage of storing the instructions in area 21 at addresses of rows lower than those of the data of area 26 is that the program can start directly at address 5 2356. When it recognises the name of the SERVICE application, the descriptor in area 32 informs the operating system of the fact that the program involved starts at address 2356.

As indicated in program 15 and in figures 3a to 3c 10 and according to the preferred mode of the invention, the instructions correspond to a high-level, symbolic language which itself refers to instructions which are executable by the microprocessor. For example, the purpose of MOVE is to copy the value which is given in 15 the second argument to the address which is indicated in the first argument. The purpose of the MULT instruction is to multiply the contents stored at the address of the second argument of this instruction by the contents stored at the address of the first 20 argument and to put all of this at the address of the first argument. Figure 4 summarises these aspects. It can be seen in particular that the BNZE instruction is the jump instruction.

Such a program is usually compiled before being 25 recorded in the memory 4. The purpose of the compiling is to transform each MOVE, MULT, or other instruction - which are macro instructions - into sequences of micro instructions which can be directly executed by the



microprocessor 2. The purpose of these sequences of micro instructions is of course to accomplish the function of the macro instruction, but also to organise all of the readings in memory 3 and 4, all of the transfers to the bus 13, all useful releasing of register 7, etc.

To facilitate the work of the service providers, the invention does not require that they compile their program nor that they write the program 15 in machine language which could be executed by the processor 2.

Rather than storing the instructions in language which could be directly executed by the microprocessor 2, i.e. instructions which are loadable as is in the instruction register 6 of the microprocessor, it is preferred to ask the service providers to program their programs 15 in a high-level language (with instructions of the type found in figure 4).

In this case, the operating system recorded in the memory 3 is provided with a command interpreter 33 which is capable of transforming each of the macro instructions (MOVE, MULT, PLUS, etc.) into a sequence of micro instructions which can be directly executed by the microprocessor 2.

In the invention, the LOAD instruction is one of the instructions loaded into the operating system 5.

The command interpreter program 32 includes a sequence of micro instructions corresponding to this LOAD instruction.



The micro instructions are those mentioned by steps 18 to 31. When the application is implemented, an instruction (in high-level language) taken from area 21 sends a macro instruction to be interpreted by the 5 interpreter program 33.

When the application is running, the application descriptor is used each time to verify that the addresses on which the program which is running acts, are addresses contained within the limits indicated by 10 the descriptor in area 32.

The operating system and the interpreter program 33, when it is decided to implement one of these, should preferably be recorded in the non-programmable type memory 3 at the time of manufacturing of the 15 integrated circuit 1. Thus, these parts of the program cannot be altered by the applications which are loaded, in the memory 4 for example.

Counters 16 and 27 have been described with registers. These counters could however be replaced by 20 counting-type instructions executed by the microprocessor 2 and accompanying the LOAD instruction. The purpose of these counting instructions would be in particular to review the descriptors already present in the memory. The counters could also be more physical in 25 appearance. The storing of the start values of counters 16 and 27 could be replaced by a reading of the last descriptors 32. When several applications are recorded in the memory 4, there are several descriptors. The



last one recorded is found by reading the memory backwards: this is the last location used before an empty location.



THE CLAIMS DEFINING THE INVENTION ARE AS FOLLOWS:

1. A method for loading an electronic chip mounted on a chip support and including a microprocessor and a memory with an application program for this chip support, this program containing instructions in which:
  - the chip is provided with an operating system including a memory loading program, this operating system controlling the functioning of the microprocessor and the memory;
  - the application program is recorded in the memory using the memory loading program;and wherein:
  - in the application program, a quantity of space needed in the chip memory to contain the data to be used by this application program is defined;
  - during loading, this memory loading program calculates the absolute addresses to record the data used in the application program and the instructions for the application program in the memory;
  - the application program is modified accordingly; and
  - this loading program records the data and instructions present in the application program at the absolute addresses calculated.
- 20 2. A method according to claim 1, characterised in that the loading program records a descriptor of the limits of the calculated absolute addresses at which these instructions and data are found.
- 25 3. A method according to claim 1 or 2, characterised in that
  - whether an instruction to be loaded is a jump instruction is checked and if this is the case,
    - an absolute address for the jump destination, is calculated
    - within this instruction, the jump destination is modified by replacing this destination by a calculated absolute jump address or others,
    - the modified jump instruction is recorded.
- 30 4. A method according to any one of claims 1 to 3, characterised in that



W:\user\m\GABRIELE\19705c.doc

the places in the memory are calculated as a function of the available space in this memory.

5. A method according to any one of claims 1 to 4, characterised in that
  - the program data and instructions are loaded into continuous memory areas; and
    - the limits of the addresses of these contiguous areas used for this purpose are recorded in a descriptor area.
- 10 6. A method according to any one of claims 1 to 5, characterised in that
  - the chip is provided with an operating system which includes a command interpreter program;
    - recorded in the memory of the chip, using the memory loading program is an application program for the chip card including instructions written
- 15 7. A method according to claim 6, characterised in that
  - in a high-level language, which cannot be directly executed by the microprocessor, for the purpose of having the microprocessor execute the interpreted instructions which result from these instructions (which cannot be directly executed) once they have undergone interpretation by the command interpreter program;
- 20 8. A method according to any one of claims 1 to 6, characterised in that
  - at the time of this recording, the memory loading program calculates the addresses to record the program instructions in a high-level language into the chip memory;
  - the high-level language instructions based on this calculation are modified; and
- 25 9. A method according to claim 8, characterised in that
  - these high-level language instructions are recorded in the memory at absolute addresses calculated by the loading program.
- 30 10. A method according to claim 6 or 7, characterised in that
  - the application program is executed, verifying with each interpreted instruction to be executed that the data or instructions to which an interpreted instruction refers are found at an address contained within the limits recorded in a descriptor area.
- 35 11. A method according to claim 6 or 7, characterised in that



- 23 -

recorded in the chip memory is the operating system which includes the memory loading program and the command interpreter program from the time this chip is made.

5. 9. A method for loading an electronic chip with an application program substantially as herein described with reference to the accompanying drawings.

DATED: 17 March, 2000

10 PHILLIPS ORMONDE & FITZPATRICK  
Attorneys for:  
GEMPLUS S.C.A.

SEARCHED + INDEXED




W:\PAT\101\2000\151\57695C.doc


WO 98/29803

PCT/FR97/02448

1/3

FIG\_1

2/3



WO 98/19803

PCT/FR97/02448

3/3

FIG\_3a

```

0 MOVE resul, 0
1 MOVE index, 1
2 MULT result, index
3 MOVE temp, 1
4 PLUS index, temp
5 INFE index, nain
6 BNZE 2

```

Description du service en langage évolué

FIG\_3b

```

0 MOVE @données: 0, 0
1 MOVE @données: 1, 1
2 MULT @données: 0, données:1
3 MOVE @données: 2, 1
4 PLUS @données: 1, données:2
5 INFE @données: 1, données:3
6 BNZE @code: 2

```

Description du service en code instruction

FIG\_3c

```

2356 MOVE 2450, 0
2357 MOVE 2451, 1
2358 MULT 2450, 2451
2359 MOVE 2452, 1
2360 PLUS 2451, 2452
2361 INFE 2451, 2453
2362 BNZE 2358

```

Description du service dans la carte

FIG\_4

Instruction	Opérande 1	Opérande 2	Description
MOVE	adr	val	Copie la valeur val à l'adresse adr
MULT	adr1	adr2	Multiplie le contenu de adr1 avec le contenu de adr2 et stocke le résultat à l'adresse adr1
PLUS	adr1	adr2	Additionne le contenu de adr1 avec le contenu de adr2 et stocke le résultat à l'adresse adr1
INFE	adr1	adr2	Positionne l'indicateur de comparaison à 1 si le contenu de adr1 est inférieur ou égal au contenu de adr2, à 0 dans le cas contraire
BNZE	adr	-	Déroute l'exécution du programme à l'adresse adr si l'indicateur de comparaison est différent de 0